Digital Electronics
Digital Electronics
Dr. Pham Ngoc Nam
©
R.Lauwereins
Imec 2001
Digital
design
Combina-
torial
circuits
Sequential
circuits
FSMD
design
VHDL
1/2
Acknowledgement
Acknowledgement
•
The main part of the slides was adopted and modified from the original slides of Prof.
Rudy Lauwereins, Vice president of IMEC, Leuven, Belgium with his permission.
©
R.Lauwereins
Imec 2001
Digital
design
Combina-
torial
circuits
Sequential

Leuven-IMEC, Vương Quốc Bỉ

Đề tài: quản lý chất lượng dịch vụ trong các ứng dụng đa
phương tiện tiên tiến
©
R.Lauwereins
Imec 2001
Digital
design
Combina-
torial
circuits
Sequential
circuits
FSMD
design
VHDL
1/4
Course contents
Course contents
•
Digital design
•
Combinatorial circuits: without status
•
Sequential circuits: with status
•
FSMD design: hardwired processors
•
Language based HW design: VHDL

design
Combina-
torial
circuits
Sequential
circuits
FSMD
design
VHDL
1/6
Contents of “Digital Design”
Contents of “Digital Design”
•
Introduction to the course
•
Data representation
•
Boolean algebra
•
Logical gates
©
R.Lauwereins
Imec 2001
Digital
design
Combina-
torial
circuits
Sequential
circuits

Sequential
circuits
FSMD
design
VHDL
1/8
Contents of “Digital Design”
Contents of “Digital Design”
•
Introduction to the course

Course book

Goal

Exercises and laboratory sessions

Exam
•
Data representation
•
Boolean algebra
•
Logical gates
©
R.Lauwereins
Imec 2001
Digital
design
Combina-

Digital
design
Combina-
torial
circuits
Sequential
circuits
FSMD
design
VHDL
1/10
Contents of “Digital Design”
Contents of “Digital Design”
•
Introduction to the course

Course book

Goal

Exercises and laboratory sessions

Exam
•
Data representation
•
Boolean algebra
•
Logical gates
©

Imec 2001
Digital
design
Combina-
torial
circuits
Sequential
circuits
FSMD
design
VHDL
1/12
Contents of “Digital Design”
Contents of “Digital Design”
•
Introduction to the course

Course book

Goal

Exercises and laboratory sessions

Exam
•
Data representation
•
Boolean algebra
•
Logical gates

©
R.Lauwereins
Imec 2001
Digital
design
Combina-
torial
circuits
Sequential
circuits
FSMD
design
VHDL
1/14
Contents of “Digital Design”
Contents of “Digital Design”
•
Introduction to the course

Course book

Goal

Exercises and laboratory sessions

Exam
•
Data representation
•
Boolean algebra

design
Combina-
torial
circuits
Sequential
circuits
FSMD
design
VHDL
1/16
Contents of “Digital Design”
Contents of “Digital Design”
•
Introduction to the course
•
Data representation

Decimal, Binary, Octal, Hexadecimal

Addition, subtraction, multiplication, division

Negative numbers

Integer, fixed point, fractional, floating point, BCD, ASCII
•
Boolean algebra
•
Logical gates
©
R.Lauwereins

©
R.Lauwereins
Imec 2001
Digital
design
Combina-
torial
circuits
Sequential
circuits
FSMD
design
VHDL
1/18
Decimal
Decimal
•
1234.56710=

1•1000+2•100+3•10+4•1+5•0.1+6•0.01+7•0.001

1•10
3
+2•10
2
+3•10
1
+4•10
0
+5•10

1/19
Binary
Binary
•
1011.0112=

1•8+0•4+1•2+1•1+0•0.5+1•0.25+1•0.125

1•2
3
+0•2
2
+1•2
1
+1•2
0
+0•2
-1
+1•2
-2
+1•2
-3

r = radix (r = 2), d = digit (0 ≤ d ≤ 1), m = #digits before radix
point (binary point), n = #digits after radix point
∑
−
−=
•=
1

2
+5•8
1
+4•8
0
+3•8
-1
+2•8
-2

r = radix (r = 8), d = digit (0 ≤ d ≤ 7), m = #digits before radix
point (octal point), n = #digits after radix point
∑
−
−=
•=
1
8
m
ni
i
i
dO
©
R.Lauwereins
Imec 2001
Digital
design
Combina-
torial

−
−=
•=
1
16
m
ni
i
i
dH
©
R.Lauwereins
Imec 2001
Digital
design
Combina-
torial
circuits
Sequential
circuits
FSMD
design
VHDL
1/22
Contents of “Digital Design”
Contents of “Digital Design”
•
Introduction to the course
•
Data representation

carry
x
y
sum 88
010
Binary addition
Binary addition
•
Binary addition
•
Decimal addition
carry
x
y
sum
0
1
1
0
0
1
1
1
0
0
1
1
1
1
1

Binary subtraction
x
y
borrow
result
1 1 1 0 1
1 1 1 1
1 1 1 0
0 1 1 1 0
©
R.Lauwereins
Imec 2001
Digital
design
Combina-
torial
circuits
Sequential
circuits
FSMD
design
VHDL
1/25
Binary multiplication
Binary multiplication
1 1 1 0
1 1 0 1
1 1 1 0
0 0 0 0
1 1 1 0